View AD600SQ883B_1277659.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

rev. c information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. no license is granted by implication or otherwise under any patent or patent rights of analog devices. a ad600/ad602 * one technology way, p.o. box 9106, norwood, ma 02062-9106, u.s.a. tel: 781/329-4700www.analog.com fax: 781/326-8703 ? analog devices, inc., 2002 dual, low noise, wideband variable gain amplifiers features two channels with independent gain control linear in db gain response two gain ranges: ad600: 0 db to 40 db ad602: C10 db to +30 db accurate absolute gain: 0.3 db low input noise: 1.4 nv/ hz low distortion: C60 dbc thd at 1 v output high bandwidth: dc to 35 mhz (C3 db) stable group delay: 2 ns low power: 125 mw (max) per amplifier signal gating function for each amplifier drives high-speed a/d converters mil-std-883-compliant and desc versions available applications ultrasound and sonar time-gain control high-performance audio and rf agc systems signal measurement product description the ad600 and ad602 dual channel, low noise variable gain amplifiers are optimized for use in ultrasound imaging systems, but are applicable to any application requiring very precise gain, low noise and distortion, and wide bandwidth. each indepen- dent channel provides a gain of 0 db to +40 db in the ad600 an d ?0 db to +30 db in the ad602. the lower gain of the ad602 results in an improved signal-to-noise ratio at the out- put. however, both products have the same 1.4 nv/ hz input noise spectral density. the decibel gain is directly proportional to t he control voltage, is accurately c alibrated, and is supply- and temperature-stable. to achieve the difficult performa nce objectives, a proprietary c ircuit form?he x-amp ?as been developed. each c han- nel of the x-amp comprises a variable attenuator of 0 db to ?2.14 db f ollowed by a high speed fixed gain amplifier. in this way, the amplifier never has to cope with large inputs, and can benefit from the use of negative feedback to precisely define the gain and d ynamics. the attenuator is realized as a seven-stage r-2r ladder network having an input resistance of 100 ? , laser- tri mmed to 2%. the attenuation between tap points is 6.02 db; t he gain-control circuit provides continuous interpolation between these taps. the resulting control function is linear in db. th e gain-control interfaces are fully differential, providing an input resistance of ~15 m ? a nd a scale factor of 32 db/v (that is, 31.25 mv/db) defined by an internal voltage reference. the re sponse time of this interface is less than 1 s. each channel also has an independent gating facility that optionally blocks sig nal transmission and sets the dc output level to within a few millivolts of the output ground. the gating control input is ttl and cmos compatible. the maximum gain of the ad600 is 41.07 db, and that of the ad 602 is 31.07 db; the ? db bandwidth of both models is n ominally 35 mhz, essentially independent of the gain. the signal-to-noise ratio (snr) for a 1 v rms output and a 1 mhz noise bandwidth is typically 76 db for the ad600 and 86 db for the ad602. the amplitude response is flat within 0.5 db from 100 khz to 10 mhz; over this frequency range the group delay varies by less than 2 ns at all gain settings. each a mplifier channel can drive 100 ? load impedances with low distortion. for example, the peak specified output is 2.5 v m inimum into a 500 ? load, or 1 v into a 100 ? load. for a 200 ? load in shunt with 5 pf, the total harmonic distortion for a 1 v sinusoidal output at 10 mhz is typically ?0 dbc. the ad600j and ad602j are specified for operation from 0 c to 70 c, and are available in both 16-lead plastic dip (n) and 16-lead soic (r). the ad600a and ad602a are specified for operation from ?0 c to +85 c and are available in both 16-lead cerdip (q) and 16-lead soic (r). the ad600s and ad602s are specified for operation from ?5 c to +125 c and are available in a 16-lead cerdip (q) package and are mil-std-883 compliant. the ad600s and ad602s are also available under desc smd 5962-94572. functional block diagram precision passive input attenuator gating interface scaling reference gat1 a1op a1cm c1hi c1lo a1hi a1lo v g r ?2r ladder network gain control interface rf2 2.24k (ad600) 694 (ad602) rf1 20 fixed-gain amplifier 41.07db(ad600) 31.07(ad602) 500 0db ?.02db ?2.04db ?8.06db ?2.08db ?0.1db ?6.12db ?2.14db 62.5 x-amp is a registered trademark of analog devices, inc. * patented.
rev. c ?2? ad600/ad602especifications ad600j/ad602j ad600a/ad602a parameter conditions min typ max min typ max unit input characteristics input resistance pins 2 to 3; pins 6 to 7 98 100 102 95 100 105 input capacitance 22pf input noise spectral density 1 1.4 1.4 nv/ hz noise figure r s = 50 , maximum gain 5.3 5.3 db r s = 200 , maximum gain 2 2 db common-mode rejection ratio f = 100 khz 30 30 db output characteristics ? db bandwidth v out = 100 mv rms 35 35 mhz slew rate 275 275 v/ s peak output 2 r l 500 2.5 3 2.5 3v output impedance f 10 mhz 2 2 output short-circuit current 50 50 ma group delay change vs. gain f = 3 mhz; full gain range 2 2ns group delay change vs. frequency v g = 0 v , f = 1 mhz to 10 mhz 2 2ns total harmonic distortion r l = 200 , v out = 1 v peak, rpd = 1 k ?0 ?0 dbc accuracy ad600 gain error 0 db to 3 db gain 0 +0.5 +1 ?.5 +0.5 +1.5 db 3 db to 37 db gain ?.5 0.2 +0.5 ?.0 0.2 +1.0 db 37 db to 40 db gain ? ?.5 0 ?.5 ?.5 +0.5 db maximum output offset voltage 3 v g = 625 mv to +625 mv 10 50 10 65 mv output offset variation v g = 625 mv to +625 mv 10 50 10 65 mv ad602 gain error ?0 db to ? db gain 0 +0.5 +1 ?.5 +0.5 +1.5 db ? db to +27 db gain ?.5 0.2 +0.5 ?.0 0.2 +1.0 db 27 db to 30 db gain ? ?.5 0 ?.5 ?.5 +0.5 db maximum output offset voltage 3 v g = 625 mv to +625 mv 5 30 10 45 mv output offset variation v g = 625 mv to +625 mv 5 30 10 45 mv gain control interface gain scaling factor 3 db to 37 db ( ad600); ? db to +27 db (ad602) 31.7 32 32.3 30.5 32 33.5 db/v common-mode range ?.75 +2.5 ?.75 +2.5 v input bias current 0.35 1 0.35 1 a input offset current 10 50 10 50 na differential input resistance pins 1 to 16; pins 8 to 9 15 15 m response rate full 40 db gain change 40 40 db/ s signal gating interface logic input ?o?(output on) 0.8 0.8 v logic input ?i?(output off) 2.4 2.4 v response time on to off, off to on 0.3 0.3 s input resistance pins 4 to 3; pins 5 to 6 30 30 k output gated off output offset voltage 10 100 10 400 mv output noise spectral density 65 65 nv/ hz signal feedthrough @ 1 mhz ad600 ?0 ?0 db ad602 ?0 ?0 db power supply specified operating range 4.75 5.25 4.75 5.25 v quiescent current 11 12.5 22 14 ma notes 1 typical open or short-circuited input; noise is lower when system is set to maximum gain and input is short-circuited. this fig ure includes the effects of both voltage and current noise sources. 2 using resistive loads of 500 or greater, or with the addition of a 1 k pull-down resistor when driving lower loads. 3 the dc gain of the main amplifier in the ad600 is x113; thus an input offset of only 100 v becomes an 11.3 mv output offset. in the ad602, the amplifier? gain is x35.7; thus, an input offset of 100 v becomes a 3.57 mv output offset. specifications shown in boldface are tested on all production units at final electrical test. results from those tests are used to calculate outgoing quality le vels. all min and max specifications guaranteed, although only those shown in boldface are tested on all production units. specifications subject to change without notice. (each amplifier section, at t a = 25 c, v s = 5 v, ?25 mv v g +625 mv, r l = 500 , and c l = 5 pf, unless otherwise noted. specifications for ad600 and ad602 are identical unless otherwise noted.)
rev. c ad600/ad602 ?3? absolute maximum ratings 1 supply voltage v s . . . . . . . . . . . . . . . . . . . . . . . . . . . 7.5 v input voltages pins 1, 8, 9, 16 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . v s pins 2, 3, 6, 7 . . . . . . . . . . . . . . . . . . . . . . 2 v continuous . . . . . . . . . . . . . . . . . . . . . . . . . v s for 10 ms pins 4, 5 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . v s internal power dissipation 2 . . . . . . . . . . . . . . . . . . . . 600 mw operating temperature range (j) . . . . . . . . . . . . 0 c to 70 c operating temperature range (a) . . . . . . . . e40 c to +85 c operating temperature range (s) . . . . . . . e55 c to +125 c storage temperature range . . . . . . . . . . . . e65 c to +150 c lead temperature range (soldering 60 sec) . . . . . . . . . 300 c notes 1 stresses above those listed under absolute maximum ratings may cause perma- nent damage to the device. this is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. 2 thermal characteristics: 16-lead plastic package: ja = 85 c/w 16-lead soic package: ja = 100 c/w 16-lead cerdip package: ja = 120 c/w ordering guide gain temperature package model range range option 1 ad600aq 0 db to 40 db e40 c to +85 c q-16 ad600ar 0 db to 40 db e40 c to +85 c r-16 ad600ar-reel 0 db to 40 db e40 c to +85 c 13" reel ad600ar-reel7 0 db to 40 db e40 c to +85 c7" reel ad600jn 0 db to 40 db 0 c to 70 c n-16 ad600jr 0 db to 40 db 0 c to 70 c r-16 ad600jr-reel 0 db to 40 db 0 c to 70 c 13" reel ad600jr-reel7 0 db to 40 db 0 c to 70 c7" reel ad600sq/883b 2 0 db to 40 db e55 c to +125 c q-16 ad602aq e10 db to +30 db e40 c to +85 c q-16 ad602ar e10 db to +30 db e40 c to +85 c r-16 ad602ar-reel e10 db to +30 db e40 c to +85 c 13" reel ad602ar-reel7 e10 db to +30 db e40 c to +85 c7" reel ad602jn e10 db to +30 db 0 c to 70 c n-16 ad602jr e10 db to +30 db 0 c to 70 c r-16 ad602jr-reel e10 db to +30 db 0 c to 70 c 13" reel ad602jr-reel7 e10 db to +30 db 0 c to 70 c7" reel ad602sq/883b 3 e10 db to +30 db e55 c to +150 c q-16 notes 1 n = plastic dip; q = cerdip; r = small outline ic (soic). 2 refer to ad600/ad602 military data sheet. also available as 5962-9457201mea. 3 refer to ad600/ad602 military data sheet. also available as 5962-9457202mea. caution esd (electrostatic discharge) sensitive device. electrostatic charges as high as 4000 v readily accumulate on the human body and test equipment and can discharge without detection. although the ad600/ad602 features proprietary esd protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. therefore, proper esd precautions are recommended to avoid performance degradation or loss of functionality. warning! esd sensitive device pin function descriptions pin mnemonic description 1 c1lo ch1 gain-control input lo (positive voltage reduces ch1 gain) 2 a1hi ch1 signal input hi (positive voltage increases ch1 output) 3 a1lo ch1 signal input lo (usually taken to ch1 input ground) 4 gat1 ch1 gating input (a logic hi shuts off ch1 signal path) 5 gat2 ch2 gating input (a logic hi shuts off ch2 signal path) 6 a2lo ch2 signal input lo (usually taken to ch2 input ground) 7 a2hi ch2 signal input hi (positive voltage increases ch2 output) 8 c2lo ch2 gain-control input lo (positive voltage reduces ch2 gain) 9 c2hi ch2 gain-control input hi (positive voltage increases ch2 gain) 10 a2cm ch2 common (usually taken to ch2 output ground) 11 a2op ch2 output 12 vneg negative supply for both amplifiers 13 vpos positive supply for both amplifiers 14 a1op ch1 output 15 a1cm ch1 common (usually taken to ch1 output ground) 16 c1hi ch1 gain-control input hi (positive voltage increases ch1 gain) connection diagram 16-lead plastic dip (n) package 16-lead plastic soic (r) package 16-lead cerdip (q) package vpos vneg 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 ref a1 a2 ad600 / ad602 + e + e c1hi a1cm a1op a2op a2cm c2hi c1lo a1hi a1lo gat1 a2lo a2hi c2lo gat2
rev. c 0.45 e0.45 0.7 e0.25 e0.35 e0.5 e0.7 e0.05 e0.15 0.05 0.15 0.25 0.35 0.5 0.3 0.1 e0.1 e0.3 gain control voltage e volts gain error e db tpc 1. gain error vs. gain control voltage 10.0 9.0 8.0 9.8 9.6 9.4 9.2 8.2 8.8 8.6 8.4 group delay e ns 0.7 e0.5 e0.7 0.5 0.3 0.1 e0.1 e0.3 gain control voltage e volts tpc 4. ad600 and ad602 typical group delay vs. v c input impedance e 102 92 95 93 94 98 96 97 99 100 101 100k 1m 100m 10m frequency e hz gain = 0db gain = 20db gain = 40db tpc 7. input impedance vs. frequency 100k 1m 100m 10m 20db 17db e45 frequency e hz 0 e90 tpc 2. ad600 frequency and phase response vs. gain v g = 0v 10db/div center freq 1mhz 10khz/div tpc 5. third order intermodula- tion distortion, v out = 2 v p-p, r l = 500 6 e4 0.7 e1 e3 e0.5 e2 e0.7 2 0 1 3 4 5 0.5 0.1 0.3 e0.3 e0.1 gain control voltage e volts output offset voltage e mv ad600 ad602 tpc 8. output offset vs. gain control voltage (control channel feedthrough) 100k 1m 100m 10m 10db 7db e45 frequency e hz 0 e90 tpc 3. ad602 frequency and phase response vs. gain e1.0 e3.4 e2.8 e3.2 50 e3.0 0 e2.2 e2.6 e2.4 e2.0 e1.8 e1.6 e1.2 e1.4 2000 1000 500 200 100 load resistance e negative output voltage limit e volts tpc 6. typical output voltage vs. load resistance (negative output swing limits first) 10 0% 100 90 1s 1v vout 1v vc output input tpc 9. gain control channel response time. top: output volt- age, 2 v max, bottom: gain con- trol voltage v c = 625 mv ad600/ad602etypical performance characteristics ?4?
rev. c ad600/ad602 ?5? 10 0% 100 90 50mv 5v output input 100ns tpc 10. gating feedthrough to output, gating off to on 10 0% 100 90 500mv 1v output input 200ns tpc 13. input stage overload recovery time 1k 10k 100k 1m 10m 100m 10 e15 e40 5 0 e5 e10 e20 e25 e30 e35 cmrr e db frequency e hz ad600: g = 20db ad602: g = 10db both: v cm = 100mv rms v s = 5v r l = 500 t a = 25 c ad600 ad602 tpc 16. cmrr vs. frequency 10 0% 100 90 50mv 5v output input 100ns tpc 11. gating feedthrough to output, gating on to off 10 0% 100 90 1v 200mv output input 500ns tpc 14. output stage overload recovery time 20 e30 e80 10 0 e10 e20 e40 e50 e60 e70 psrr e db ad600 ad602 100k 1m 100m 10m frequency e hz ad600: g = 40db ad602: g = 30db both: r l = 500 v in = 0v r s = 50 tpc 17. psrr vs. frequency 10 0% 100 90 1v 100mv output input 500ns tpc 12. transient response, medium and high gain 10 0% 100 90 500mv 1v output input 500ns tpc 15. transient response minimum gain e30 e80 10 0 e10 e20 e40 e50 e60 e70 crosstalk e db ad602 e90 100k 1m 100m 10m frequency e hz ad600: ch1 g = 40db, v in = 0 ch2 g = 20db, v in = 100mv ad602: ch1 g = 30db, v in = 0 ch2 g = 0db, v in = 316mv both: v out = 1v rms1, r s = 50 , r l = 500 crosstalk = 20log ch1 v out ch2 v in {} ad600 tpc 18. crosstalk between a1 and a2 vs. frequency
rev. c ad600/ad602 ?6? theory of operation the ad600 and ad602 have the same general design and features. they comprise two fixed gain amplifiers, each pre- ceded by a voltage-controlled attenuator of 0 db to 42.14 db with independent control interfaces, each having a scaling factor of 32 db per volt. the gain of each amplifier in the ad600 is laser trimmed to 41.07 db (x113), providing a control range of e1.07 db to 41.07 db (0 db to 40 db with overlap), while the ad602 amplifiers have a gain of 31.07 db (x35.8) and provide an overall gain of e11.07 db to 31.07 db (e10 db to +30 db with overlap). th e advantage of this topology is that the amplifier can use negative feedback to increase the accuracy of its gain. also, since the amplifier never has to handle large signals at its input, the distortion can be very low. another feature of this approach is th at the small-signal gain and phase response, and thus the pulse response, are essentially independent of gain. the following discussion describes the ad600. figure 1 is a simplified schematic of one channel. the input attenuator is a seven-section r-2r ladder network, using untrimmed resistors of nominally r = 62.5 , which results in a characteristic resis- tance of 125 20%. a shunt resistor is included at the input and laser trimmed to establish a more exact input resistance of 100 2%, which ensures accurate operation (gain and hp corner frequency) when used in conjunction with external resis- tors or capacitors. precision passive input attenuator gating interface scaling reference gat1 a1op a1cm c1hi c1lo a1hi a1lo v g r e 2r ladder network gain control interface rf2 2.24k (ad600) 694 (ad602) rf1 20 fixed-gain amplifier 41.07db(ad600) 31.07(ad602) 500 0db e6.02db e12.04db e18.06db e22.08db e30.1db e36.12db e42.14db 62.5 figure 1. simplified block diagram of single channel of the ad600 and ad602 the nominal maximum signal at input a1hi is 1 v rms ( 1.4 v pe ak) when using the recommended 5 v supplies, although operation to 2 v peak is permissible with some increase in hf distortion and feedthrough. each attenuator is provided with a separate signal lo connection for use in rejecting common- mode, the voltage between input and output grounds. circuitry is included to provide rejection of up to 100 mv. the signal applied at the input of the ladder network is attenu- ated by 6.02 db by each section; thus, the attenuation to each of t he taps is progressively 0, 6.02, 12.04, 18.06, 24.08, 30.1, 36.12, a nd 42.14 db. a unique circuit technique is employed to interpo- lat e between these tap points, indicated by the slider in figure 1, providing continuous attenuation from 0 db to 42.14 db. to understand the ad600, it will help to think in terms of a mechanical means for moving this slider from left to right; in fact, it is voltage controlled. the details of the control interface ar e discussed later. note that the gain is exactly determined at all times, and a linear decibel relationship is automatically guaranteed between the gain and the control parameter that determines the position of the slider. in practice, the gain deviates from the ideal law, by about 0.2 db peak (see figure 6). note that the signal inputs are not fully differential. a1lo, a1cm (for ch1), a2lo, and a2cm (for ch2) provide separate access to the input and output grounds. this recog- nizes that even when using a ground plane, small differences will arise in the voltages at these nodes. it is important that a1lo and a2lo be connected directly to the input ground(s). significant impedance in these connections will reduce the gain accuracy. a1cm and a2cm should be connected to the load ground(s). noise performance an important reason for using this approach is the superior noise performance that can be achieved. the nominal resistance seen at the inner tap points of the attenuator is 41.7 (one third of 125 ), which exhibits a johnson noise spectral density (nsd) of 0.84 nv/ hz (that is, 4ktr ) at 27 c, which is a large fraction of the total input noise. the first stage of the amplifier contrib- utes a nother 1.12 nv/ hz , for a total input noise of 1.4 nv/ hz . t he noise at the 0 db tap depends on whether the input is short-circuited or open-circuited. when shorted, the minimum nsd of 1.12 nv/ hz is achieved. when open, the resistance of 100 at the first tap generates 1.29 nv/ hz , so the noise increases to a total of 1.71 nv/ hz . this last calculation would be important if the ad600 were preceded, for exam ple, by a 900 resistor to allow operation from inputs up to 10 v rms. ho wever, in most cases the low impedance of the source will limit the maximum noise resistance. it will be apparent from the foregoing that it is essential to use a low resistance in the design of the ladder network to achieve low noise. in some applications this may be inconvenient, requiring the use of an external buffer or preamplifier. however, very few amplifiers combine the needed low noise with low distortion at maximum input levels, and the power consumption required to achieve this performance is quite high (due to the need to maintain very low resistance values while also coping with large inputs). on the other hand, there is little value in providing a buffer with high input impedance, since the usual reason for this? the minimization of loading of a high resistance source?is not compatible with low noise. apart from the small variations just mentioned, the signal-to- n oise (s/n) ratio at the output is essentially independent of the attenuator setting, since the maximum undistorted output is 1 v rms and the nsd at the output of the ad600 is fixed at 113 t imes 1.4 nv/ hz , or 158 nv/ hz . th u s, in a 1 mh z bandwidth, th e output s/n ratio would be 76 db. the input nsd of the ad600 and ad602 are the same, but because of the 10 db lower gain in the ad602?s fixed amplifier, its output s/n ratio is 10 db better, or 86 db in a 1 mhz bandwidth.
rev. c ad600/ad602 ?7? the gain-control interface the attenuation is controlled through a differential, high imped- a nce (15 m ) input, with a scaling factor that is laser trimmed to 32 db per volt, that is, 31.25 mv/db. each of the two amplifiers ha s its own control interface. an internal bandgap reference ensures stability of the scaling with respect to supply and tempera- ture variations, and is the only circuitry common to both channels. when the differential input voltage v g = 0 v, the at tenuator slider is centered, providing an attenuation of 21.07 db, resulting in an overall gain of 20 db (= e21.07 db + 41.07 db). when the control input is e625 mv, the gain is lowered by 20 db (= 0.625 32), to 0 db; when set to 625 mv, the gain is increased by 20 db, to 40 db. when this interface is over- d riven in either direction, the gain approaches either e1.07 db (= e42.14 db + 41.07 db) or 41.07 db (= 0 + 41.07 db), respectively. the gain of the ad600 can be calculated using the following simple expression: gain ( db ) = 32 v g + 20 (1) where v g is in volts. for the ad602, the expression is: gain (db) = 32 v g + 10 (2) op eration is specified for v g in the range from ?25 mv dc to +625 mv dc. the high impedance gain-control input en sures m inimal loading when driving many amplifiers in multiple-channel applications. the differential input configuration provides flexibil- ity in choosing the appropriate signal levels and polarities for various control schemes. for example, the gain-control input can be fed differentially to th e inputs, or single-ended by simply grounding the unused in put. in another example, if the gain is to be controlled by a dac providing a positive only ground referenced output, the ? a in control lo?pin (either c1lo or c2lo) should be biased to a fixed offset of 625 mv, to set the gain to 0 db when ?ain control hi?(c1hi or c2hi) is at zero, and to 40 db when at 1.25 v. it is a simple matter to include a voltage divider to achieve other scaling factors. when using an 8-bit dac having a fs output of 2.55 v (10 mv/bit), a divider ratio of 1.6 (generating 6.25 mv/ bit) would result in a gain setting resolution of 0.2 db/ bit. later, we will discuss how the two sections of an ad600 or ad602 may be cascaded, when various options exist for gain control. signal-gating inputs each amplifier section of the ad600 and ad602 is equipped with a signal gating function, controlled by a ttl or cmos logic input (gat1 or gat2). the ground references for these inputs are the signal input grounds a1lo and a2lo, respec- tively. operation of the channel is unaffected when this input is lo or left open-circuited. signal transmission is blocked when thi s input is hi. the dc output level of the channel is set to within a few millivolts of the output ground (a1cm or a2cm), an d simultaneously the noise level drops significantly. the reduction in noise and spurious signal feedthrough is useful in ultrasound beam-forming applications, where many amplifier outputs are summed. common-mode rejection a special circuit technique provides rejection of voltages appear- ing between input grounds (a1lo and a2lo) and output grounds (a1cm and a2cm). this is necessary because of the ?p amp?form of the amplifier, as shown in figure 1. the feedback voltage is developed across the resistor rf1 (which, to achieve low noise, has a value of only 20 ). the voltage developed across this resistor is referenced to the input common, so the output voltage is also referred to that node. for zero differential signal input between a1hi and a1lo, the output a1op simply follows the voltage at a1cm. note that the range of voltage differences which can exist between a1lo and a1cm (or a2lo and a2cm) is limited to about 100 mv. tpc 16 shows typical common-mode rejection ratio versus frequency. achieving 80 db gain range t he two amplifier sections of the x-amp can be connected in series to achieve higher gain. in this mode, the output of a1 (a1op and a1cm) drives the input of a2 via a high-pass network (usually just a capacitor) that rejects the dc offset. the nominal gain range is now ? db to +82 db for the ad600 or ?2 db to +62 db for the ad602. there are several options in connecting the gain-control inputs. the choice depends on the desired signal-to-noise ratio (snr) and gain error (output ripple). the following examples feature the ad600; the arguments generally apply to the ad602, with appropriate changes to the gain values. sequential mode (maximum s/n ratio) in the sequential mode of operation, the snr is maintained at its highest level for as much of the gain control range possible, as shown in figure 2. note here that the gain range is 0 db to 80 db. figure 3 shows the general connections to accomplish this. both gain-control inputs, c1hi and c2hi, are driven in pa rallel by a positive only, ground referenced source with a range of 0 v to 2.5 v. v g s/n ratio ?db 85 30 3.0 45 35 0.0 40 ?.5 60 50 55 65 70 75 80 2.5 2.0 1.5 1.0 0.5 figure 2. s/n ratio vs. control voltage sequential control (1 mhz bandwidth) an auxiliary amplifier that senses the voltage difference between input and output commons is provided to reject this common voltage.
rev. c ad600/ad602 ?8? the gains are offset (figure 4) such that a2?s gain is increased only after a1?s gain has reached its maximum value. note that for a differential input of e700 mv or less, the gain of a single amplifier (a1 or a2) will be at its minimum value of e1.07 db; for a differential input of +700 mv or more, the gain will be at its maximum value of 41.07 db. control inputs beyond these limits will not affect the gain and can be tolerated without dam- age or foldover in the response. see the specifications section of this data sheet for more details on the allowable voltage range. the gain is now gain (db) = 32 v c (3) where v c is the applied control voltage. +41.07db 20db +1.07db ?.56db ?.07db 40.56db +38.93db 0.592 1.908 a1 a2 0 0.625 1.25 1.875 2.5 020406080 ?.14 82.14 gain (db) * gain offset of 1.07db, or 33.44mv * * v c (v) figure 4. explanation of offset calibration for sequential control when v c is set to zero, v g1 = ?.592 v and the gain of a1 is 1.07 db (recall that the gain of each amplifier section is 0 db for v g = 625 mv); meanwhile, v g2 = ?.908 v so the gain of a2 is ?.07 db. the overall gain is thus 0 db (see figure 3a). when v c = 1.25 v, v g1 = 1.25 v ?0.592 v = 0.658 v, which sets the gain of a1 to 40.56 db, while v g2 = 1.25 v ?1.908 v = ?.658 v, which sets a2? gain at ?.56 db. the overall gain is now 40 db (see figure 3b). when v c = 2.5 v, the gain of a1 is 41.07 db and that of a2 is 38.93 db, resulting in an overall gain of 80 db (see figure 3c). this mode of operation is further clarified by figure 5, which is a plot of the separate gains of a1 and a2 and the overall gain versus the control voltage. figure 6 is a plot of the gain error of the cascaded amplifiers versus the control voltage. parallel mode (simplest gain-control interface) in this mode, the gain-control voltage is applied to both inputs in parallel?1hi and c2hi are connected to the control volt- age, and c1lo and c2lo are optionally connected to an offset voltage of 0.625 v. the gain scaling is then doubled to 64 db/v, requiring only 1.25 v for an 80 db change of gain. the ampli- tude of the gain ripple in this case is also doubled, as shown in figure 7, and the instantaneous signal-to-noise ratio at the o utput of a2 decreases linearly as the gain is increased (figure 8). low ripple mode (minimum gain error) as can be seen in figures 6 and 7, the output ripple is periodic. by offsetting the gains of a1 and a2 by half the period of the ripple, or 3 db, the residual gain errors of the two amplifiers can be made to cancel. figure 9 shows the much lower gain ripple when configured in this manner. figure 10 plots the s/n ratio as a function of gain; it is very similar to that in the ?arallel mode. v o2 = 1.908v (a) (b) (c) aacaaa
rev. c ad600/ad602 ?9? 90 e10 3.0 20 0 0.0 10 e0.5 50 30 40 60 70 80 2.5 2.0 1.5 1.0 0.5 combined v c o verall gain e db a1 a2 figure 5. plot of separate and overall gains in sequential control 5 e8 3.0 e5 e7 0.0 e6 e0.5 e2 e4 e3 e1 1 2 4 3 0 2.0 2.5 1.5 1.0 0.5 v c gain error e db figure 6. gain error for cascaded stages ? sequential control 5 e3 e5 0 e4 e0.1 0 e2 e1 1 2 3 4 1.2 1.0 0.8 0.4 0.2 0.6 gain error e db v c e6 figure 7. gain error for cascaded stages ? parallel control 75 30 1.4 40 35 0.2 0.0 45 50 55 60 65 70 1.2 1.0 0.8 0.6 0.4 s/n ratio e db v c figure 8. snr for cascaded stages ? parallel control 1.2 e1.2 1.3 e0.6 e1.0 0.1 e0.8 0.0 0.0 e0.4 e0.2 0.2 0.4 0.6 1.0 0.8 1.2 1.1 1.0 0.9 0.7 0.6 0.5 0.4 0.3 0.2 0.8 gain error e db v c figure 9. gain error for cascaded stages ? low ripple mode 80 35 1.4 45 40 0.2 0.0 50 55 60 65 70 75 1.2 1.0 0.8 0.6 0.4 v c s/n ratio e db figure 10. isnr vs. control voltage ? low ripple mode
rev. c ad600/ad602 ?10? applications the full potential of any high performance amplifier can only be realized by careful attention to details in its applications. the following pages describe fully tested circuits in which many such details have already been considered. however, as is always true of high accuracy, high speed analog circuits, the schematic is only part of the story; this is no less true for the ad600 and ad602. appropriate choices in the overall board layout and the type and placement of power supply decoupling components are v ery important. as explained previously, the input grounds a1lo and a2lo must use the shortest possible connections. the following circuits show examples of time-gain control for u ltrasound and for sonar, methods for increasing the output drive, and agc amplifiers for audio and rf/if signal process- i ng using both peak and rms detectors. these circuits also illustrate methods of cascading x-amps for either maintaining the optimal s/n ratio or maximizing the accuracy of the gain- control voltage for use in signal measurement. these agc circuits may be modified for use as voltage-controlled amplifiers for use in sonar and ultrasound applications by removing the d etector and substituting a dac or other voltage source for supplying the control voltage. time-gain control (tgc) and time-variable gain (tvg) ultrasound and sonar systems share a similar requirement: both need to provide an exponential increase in gain in response to a l inear control voltage, that is, a gain control that is linear in db. figure 11 shows the ad600/ad602 configured for a con- trol voltage ramp starting at e625 mv and ending at +625 mv for a gain-control range of 40 db. the polarity of the gain-control voltage may be reversed and the control voltage inputs c1hi and c1lo reversed to achieve the same effect. the gain-control voltage can be supplied by a voltage-output dac such as the ad7242, w hich contains two complete dacs, operates from 5 v supplies, has an internal reference of +3 v, and provides 3 v of output swing. as such, it is well-suited for use with the ad600/ ad602, n eeding only a few resistors to scale the output volt- age of the dacs to the levels needed by the ad600/ad602. control voltage, +625mv e625mv a1 gain 0db 40db v g 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 ref a1 a2 c1hi a1cm a1op vneg a2op a2cm c2hi c1lo a1hi a1lo gat1 a2lo a2hi c2lo voltage- output dac v g ad600 or ad602 gat2 +5v e5v + e + e vpos figure 11. the simplest application of the x-amp is as a tgc or tvg amplifier in ultrasound or sonar. only the a1 connections are shown for simplicity. increasing output drive the ad600/a d602?s output stage has limited capability for n egative-load driving capability. for driving loads less than 500 , the load drive may be increased by approximately 5 ma by conn ecting a 1 k pull-down resistor from the output to the negative supply (figure 12). driving capacitive loads for driving capacitive loads of greater than 5 pf, insert a 10 resistor between the output and the load. this lowers the possi- bility of oscillation. vpos vneg v in 1k 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 ref a1 a2 c1hi a1cm a1op a2op a2cm c2hi c1lo a1hi a1lo gat1 a2lo a2hi c2lo gain-control voltage gat2 +5v e5v + e + e ad600/ ad602 added pull-down resistor figure 12. adding a 1 k pull-down resistor increases the x-amp?s output drive by about 5 ma. only the a1 con- nections are shown for simplicity. realizing other gain ranges larger gain ranges can be accommodated by cascading amplifi- er s. combinations built by cascading two amplifiers include e20 db to +60 db (using one ad602), e10 db to +70 db (1/2 of an ad602 followed by 1/2 of an ad600), and 0 db to 80 db (one ad600). in multiple-channel applications, extra protection against oscillation can be provided by using amplifier sections from different packages. an ultralow noise vca the two channels of the ad600 or ad602 can operate in parallel to achieve a 3 db improvement in noise level, providing 1 nv/ hz without any loss of gain accuracy or bandwidth. in the simplest case, as shown in figure 13, the signal in puts a1hi and a2hi are tied directly together. the outputs a1op and a2op are summed via r1 and r2 (100 each), and the control inputs c1hi/c2hi and c1lo/c2lo operate in parallel. using these connections, both the input and output resistances are 50 . thus, when driven from a 50 source and termi- nated in a 50 load, the gain is reduced by 12 db, so the gain range becomes e12 db to +28 db for the ad600 and e22 db to +18 db for the ad602. the peak input capability remains unaf- f ected (1 v rms at the ic pins, or 2 v rms from an unloaded 50 source). the loading on each output, with a 50 load, is effec tively 200 , because the load current is shared between the two channels, so the overall amplifier still meets its specified maximum output and distortion levels for a 200 load. this ampli- fier can deliver a maximum sine wave power of 10 dbm to the load.
rev. c ad600/ad602 ?11? an inexpensive circuit using complementary transistor types c hosen for their low r bb , is shown in figure 14. the gain is de termined by the ratio of the net collector load resistance to the net emitter resistance. it is an open-loop amplifier. the gain will be x2 (6 db) only into a 100 load, assumed to be pro- vided by the input resistance of the x-amp; r2 and r7 are in shunt with this load, and their value is important in defining the gain. for small-signal inputs, both transistors contribute an equal transconductance that is rendered less sensitive to signal level by the emitter resistors r4 and r5. they also play a domi- nant role in setting the gain. t his is a c lass ab amplifier. as v in incre ases in a positive direc- ti on, q1 conducts more heavily and its r e becomes lower while q2 increases. conversely, increasingly negative values of v in result in the r e of q2 decreasing, while the r e of q1 increases. the design is chosen such that the net emitter resistance is essentially independent of the instantaneous value of v in , result- ing in moderately low distortion. low values of resistance and moderately high bias currents are important in achieving the low noise, wide b andwidth, and low distortion of this preamplifier. heavy decoupling prevents noise on the power supply lines from being conveyed to the input of the x-amp. table i. measured preamplifier performance measurement value unit gain (f = 30 mhz) 6 db bandwidth (e3 db) 250 mhz input signal for 1 db compression 1 v p-p distortion v in = 200 mv p-p hd2 0.27 % hd3 0.14 % v in = 500 mv p-p hd2 0.44 % hd3 0.58 % system input noise 1.03 nv/ hz spectral density (nsd) (preamp plus x-amp) input resistance 1.4 k input capacitance 15 pf input bias current 150 a power supply voltage 5v quiescent current 15 ma a low noise agc amplifier with 80 db gain range f igure 15 provides an example of the ease with which the ad600 c an be connected as an agc amplifier. a1 and a2 are cascaded, with 6 db of attenuation introduced by the 100 resistor r1, while a time constant of 5 ns is formed by c1 and the 50 of net resistance at the input of a2. this has the dual effect of (a) lowering the overall gain range from 0 dbe80 db to 6 dbe74 db and (b) i ntroducing a single-pole low-pass filter with a e3 db frequency of about 32 mhz. this ensures stability at the maximum gain for a slight reduction in the overall bandwidth. the capacitor c4 blocks the small dc offset voltage at the out- put of a1 (which might otherwise saturate a2 at its maximum gain) and introduces a high pass corner at about 8 khz, useful in eliminating low frequency noise and spurious signals which may be present at the input. vpos vneg 100 100 50 gain-control voltage v g e + v in v out 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 ref a1 a2 ad600 or ad602 + e + e c1hi a1cm a1op a2op a2cm c2hi c1lo a1hi a1lo gat1 a2lo a2hi c2lo gat2 +5v e5v figure 13. an ultralow noise vca using the ad600 or ad602 a low noise, 6 db preamplifier in some ultrasound applications, a high input impedance pre- amplifier is needed to avoid the signal attenuation that results from loading the transducer by the 100 input resistance of the x-amp. high gain cannot be tolerated, because the peak trans- ducer signal is typically 0.5 v, while the peak input capability of the ad600 or ad602 is only slightly m ore than 1 v. a gain of two is a suitable choice. it can be shown that if the preamplifier?s overall referred-to-input (rti) noise is to be the same as that due to the x-amp alone (1.4 nv/ hz), then the input noise of a nx2 preamplifier must be (3/4) times as large, that is, 1.2 nv/ hz . +5v e5v +5v e5v 1 f 1 f 0.1 f 0.1 f 1 f 1 f v in input ground output ground r1 49.9 r2 174 r4 42.2 r5 42.2 r3 562 r6 562 r7 174 r8 49.9 q1 mrf904 q2 mm4049 100 r in of x amp figure 14. a low noise preamplifier for the ad600 and ad602
rev. c ad600/ad602 ?12? a simple half-wave detector is used, based on q1 and r2. the average current into capacitor c2 is just the difference between the current provided by the ad590 (300 a at 300 k, 27 c) and the collector current of q1. in turn, the control voltage v g is the time integral of this error current. when v g (thus the gain) is stable, the rectified current in q1 must, on average, exactly b alance the current in the ad590. if the output of a2 is too sm all to do this, v g will ramp up, causing the gain to increase, until q1 conducts sufficiently. the operation of this control system will now be described in detail. first, consider the particular case where r2 is zero and the out- put voltage v out is a square wave at, say, 100 khz, well above the corner frequency of the control loop. during the time v out is negative, q1 conducts. when v out is positive, it is cut off. since the average collector current is forced to be 300 a and the square wave has a 50% duty-cycle, the current when con ducting must be 600 a. with r2 omitted, the peak value of v out would be just the v be of q1 at 600 a (typically about 700 mv) or 2 v be peak-to-peak. this voltage, hence the amplitude at which t he output stabilizes, has a strong negative temperature coefficient ( tc), typically ?.7 mv/ c. while this may not be troublesome in som e applications, the correct value of r2 will re nder the output stable with temperature. to understand this, first note that the current in the ad590 is closely proportional to absolute temperature (ptat). in fact, this ic is intended for use as a thermometer. for the moment, assume that the signal is a square wave. when q1 is conducting, v out is the now the sum of v be and a voltage that is ptat and that can be chosen to have an equal but opposite tc to that of the base-to-emitter voltage. this is actually nothing more than the ?andgap voltage reference?principle in thinly v eiled disguise! when we choose r2 so that the sum of the v oltage across it and the v be of q1 is close to the bandgap volt age of about 1.2 v, v out will be stable over a wide range of temperatures, provided, that q1 and the ad590 share the same thermal environment. since the average emitter current is 600 a during each half-cycle of the square wave, a resistor of 833 would add a ptat volt- age of 500 mv at 300 k, increasing by 1.66 mv/ c. in practice, t he optimum value of r2 will depend on the transistor used and, to a lesser extent, on the waveform for which the temperature stability is to be optimized; for the devices shown and sine wave signals, the recommended value is 806 . this resistor also serves to lower the peak current in q1 and the 200 hz lp filter it forms with c2 helps to minimize distortion due to ripple in v g . note that the output amplitude under sine wave condi- tions will be higher than for a square wave, since the average value of the current for an ideal rectifier would be 0.637 times as large, causing the output amplitude to be 1.88 (= 1.2/0.637) v, or 1.33 v rms. in practice, the somewhat nonideal rectifier results in the sine wave output being regulated to about 1.275 v rms. an offset of 375 mv is applied to the in verting gain-control i nputs c1lo and c2lo. thus the nominal ?25 mv to +625 mv range for v g is translated upwards (at v g ) to ?.25 v for mini- m um gain to 1 v for maximum gain. this prevents q1 from going into heavy saturation at low gains and leaves sufficient ?eadroom?of 4 v for the ad590 to operate correctly at high gains when using a 5 v supply. in fact, the 6 db interstage attenuator means that the overall gain of this agc system actually runs from ? db to +74 db. thus, an input of 2 v rms would be required to produce a 1 v rms output at the minimum gain, which exceeds the 1 v rms maximum input specification of the ad600. the available gain range is therefore 0 db to 74 db (or, x1 to x5000). since the gain scaling is 15.625 mv/db (because of the cascaded stages) t he minimum value of v g is actually increased by 6 15.625 mv, or about 94 mv, to ?56 mv, so the risk of saturation in q1 is reduced. the emitter circuit of q1 is somewhat inductive (due its finite f t an d base resistance). consequently, the effective value of r2 increases with frequency. this would result in an increase in the s tabilized output amp litude at high frequencies, but for the addi- tion of c3, determined experimentally to be 15 pf for the 2n 3904 for maximum response flatness. alternatively, a faster transistor can be used here to reduce hf peaking. figure 16 shows the ac response at the stabilized output level of about 1.3 v rms. fig- ure 17 demonstrates the output stabilization for sine wave in puts of 1 mv to 1 v rms at frequencies of 100 khz, 1 mhz, and 10 mhz. 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 ref a1 a2 + + ad600 c1hi a1cm a1op vpos vneg a2op a2cm c2hi c1lo a1hi a1lo gat1 gat2 a2lo a2hi c2lo r1 100 rf input c4 0.1 f c1 100pf 5v r3 46.4k r4 3.74k c3 15pf c2 1 f r2 806 1% ad590 5v 300 a (at 300k) q1 2n3904 fb fb +5v ?v +5v dec ?v dec 0.1 f 0.1 f power supply decoupling network rf output +5v dec ?v dec + v ptat v g figure 15. this accurate hf agc amplifier uses just three active components
rev. c ad600/ad602 ?13? frequency e mhz a gc output change e db 1 100 10 3db 0.1 figure 16. ac response at the stabilized output level of 1.3 v rms 0.001 0.01 1 0.1 input amplitude e v rms relative output e db e0.4 +0.2 e0.2 0 100khz 1mhz 10mhz figure 17. output stabilization vs. rms input for sine wave inputs at 100 khz, 1 mhz, and 10 mhz while the bandgap principle used here sets the output ampli- tude to 1.2 v (for the square wave case), the stabilization point can be set to any higher amplitude, up to the maximum output of (v s e 2) v that the ad600 can support. it is only necessary to split r2 into two components of appropriate ratio whose parallel sum remains close to the zero-tc value of 806 . this is illustrated in figure 18, which shows how the output can be raised, without altering the temperature stability. r2a c3 15pf q1 2n3904 v ptat rf output r2b r2 = r2a r2b 806 to ad600 pin 16 to ad600 pin 11 + e ad590 5v 300 a (at 300k) c2 1 f figure 18. modification in detector to raise output to 2 v rms a wide range, rms-linear db measurement system (2 mhz agc amplifier with rms detector) monolithic rms-dc converters provide an inexpensive means to m eas ure the rms value of a signal of arbitrary waveform, and they also may provide a low accuracy logarithmic (decibel- scaled) output. however, they have certain shortcomings. the fir st of these is their restricted dynamic range, typically only 50 db. more troublesome is that the bandwidth is roughly pro- portional to the signal level; for example, the ad636 provides a 3 db bandwidth of 900 khz for an input of 100 mv rms, but has a bandwidth of only 100 khz for a 10 mv rms input. its logarithmic output is unbuffered, uncalibrated and not stable over temperature. considerable support circuitry, including at least two adjustments and a special high tc resistor, is required to provide a useful output. al l of these problems can be eliminated using an ad636 as the detector element in an agc loop, in which the difference between the rms output of the amplifier and a fixed dc refer- ence are nulled in a loop integrator. the dynamic range and the accuracy with which the signal can be determined are now entirely dependent on the amplifier used in the agc system. since the input to the rms-dc converter is forced to a constant a mpli- tude, close to its maximum input capability, the bandwidth is no longer signal dependent. if the amplifier has an exactly exponen- tial (?inear-db? gain-control law, its control voltage v g is forced by the agc loop to be have the general form: vv v v out scale in rms ref = log () 10 (4) figure 19 shows a practical wide dynamic range rms-responding measurement system using the ad600. note that the signal output of this system is available at a2op, and the circuit can be used as a wideband agc amplifier with an rms-responding detector. this circuit can handle inputs from 100 v to 1 v rms wi th a constant measurement bandwidth of 20 hz to 2 mhz, limited primarily by the ad636 rms converter. its logarithmic output is a loada ble voltage accu rately calibrated to 100 mv/db, or 2 v per decade, which simplifies the interpretation of the reading when using a dvm and is arranged to be ? v for an input of 100 v rms input, zero for 10 mv, and +4 v for a 1 v rms input. in terms of equation 4, v ref is 10 mv and v scale is 2 v. note that the peak ?og output?of 4 v requires the use of 6 v supplies for the dual op amp u3 (ad712) although lower supplies would suffice for the ad600 and ad636. if only 5 v supplies are available, it will be either necessary to use a reduced value for v scale (say 1 v, in which case the peak output would be only 2 v) or restrict the dynamic range of the signal to about 60 db. as in the previous case, the two amplifiers of the ad600 are used in cascade. however, the 6 db attenuator and low-pass filter found in figure 1 are replaced by a unity gain buffer am plifier u3a, whose 4 mhz bandwidth eliminates the risk of instability at the highest gains. the buffer also allows the use of a high impedance coupling network (c1/r3) that introduces a high-pass corner at about 12 hz. an input attenuator of 10 db (x0.316) is now provided by r1 + r2 operating in conjunction w ith the ad600? input resistance of 100 . the adjustment provides exact calibration of the logarithmic intercept v ref in critical applications, but r1 and r2 may be replaced by a fixed
rev. c ad600/ad602 ?14? resistor of 215 if very close calibration is not needed, since the input resistance of the ad600 (and all other key parameters of it a nd the ad636) are already laser trimmed for accurate operation. this attenuator allows inputs as large as 4 v to be accepted, that is, signals with an rms value of 1 v combined with a crest factor of up to 4. th e output of a2 is ac coupled via another 12 hz high-pass filter formed by c2 and the 6.7 k input resistance of the ad636. the averaging time constant for the rms-dc converter is determined by c4. the unbuffered output of the ad636 (at pin 8) is compared with a fixed voltage of 316 mv set by the posi- ti ve supply voltage of 6 v and resistors r6 and r7. v ref is proportional to this voltage, and systems requiring greater cali- bration accuracy should replace the supply dependent reference with a more stable source. any difference in these voltages is integrated by the op amp u3b, with a time constant of 3 ms formed by the parallel sum of r6/r7 and c3. now, if the output of the ad600 is too high, v rms will be greater than the setpoint of 316 mv, causing the output of u3b?that is, v out ?to ramp up (note that the inte- grator is noninverting). a fraction of v out is connected to the inverting gain-control inputs of the ad600, so causing the gain to be reduced, as required, until v rms is exactly equal to 316 mv, at which time the ac voltage at the output of a2 is forced to be ex actly 316 mv rms. this fraction is set by r4 and r5 such that a 15.625 mv change in the control voltages of a1 and a2?which would change the gain of the cascaded amplifiers by 1 db?requires a change of 100 mv at v out . notice here that since a2 is forced to operate at an output level well below its capacity, waveforms of high crest factor can be tolerated through- out the amplifier. to check the operation, assume an input of 10 mv rms is ap plied to the input, which results in a voltage of 3.16 mv rms at the input to a1, due to the 10 db loss in the attenuator. if the sy stem operates as claimed, v out (and hence v g ) should be zero. this being the case, the gain of both a1 and a2 will be 20 db and the output of the ad600 will therefore be 100 times (40 db) greater than its input, which evaluates to 316 mv rms, t he input required at the ad636 to balance the loop. finally, note that unlike most agc circuits, needing strong temperature compensation for the internal kt/q scaling, these voltages, and thus the output of this measurement system, are tempera- t ure stable, arising directly from the fundamental and exact exponential attenuation of the ladder networks in the ad600. typical results are presented for a sine wave input at 100 khz. figure 20 shows that the output is held very close to the set- point of 316 mv rms over an input range in excess of 80 db. 450 300 150 10 v 100 v 10v 1v 100mv 10mv 1mv 225 375 350 200 275 425 325 175 250 400 input signal e v rms v out e mv figure 20. the rms output of a2 is held close to the ?setpoint? 316 mv for an input range of over 80 db this system can, of course, be used as an agc amplifier, in which the rms value of the input is leveled. figure 21 shows the decibel output voltage. more revealing is figure 22, which sh ows that the deviation from the ideal output predicted by equation 1 over the input range 80 v to 500 mv rms is within 0.5 db, and within 1 db for the 80 db range from 80 v to 8 00 mv. by suitable choice of the input attenuator r1 + r2, this could be centered to cover any range from 25 mv to 250 mv to, say, 1 mv to 10 v, with appropriate correction to the value of v ref . note that v scale is not affected by the changes in the c1hi a1cm a1op vpos vneg a2op a2cm c2hi c1lo a1hi a1lo gat1 gat2 a2lo a2hi c2lo 1 2 3 4 5 6 7 14 13 12 11 10 9 8 u2 ad636 vinp vneg cavg vlog bfop bfin vpos comm ldlo v rms input 1v rms max (sine wave) r1 115 r2 200 r3 133k u3a 1/2 ad712 r4 3.01k r5 16.2k v g 15.625mv/db c1 0.1 f c2 2 f nc nc nc nc nc nc v rms af/rf output c4 4.7 f +6v dec r7 56.2k r6 3.16k c3 1 f u3b 1/2 ad712 + 316.2mv v out + 100mv/db 0v = 0db(at 10mv rms) nc = no connect 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 ref a1 a2 + + u1 ad600 fb fb +6v ?v +6v dec ?v dec 0.1 f 0.1 f power supply decoupling network cal 0db +6v dec ?v dec ?v dec figure 19. the output of this three-ic circuit is proportional to the decibel value of the rms input
rev. c ad600/ad602 ?15? r ange. the gain ripple of 0.2 db seen in this curve is the result of the finite interpolation error of the x-amp. note that it occurs wi th a periodicity of 12 db?twice the separation between the tap points (because of the two cascaded stages). 5 0 e5 1 2 3 4 e4 e3 e2 e1 v out e volts 10 v 100 v 10v 1v 100mv 10mv 1mv input signal e v rms figure 21. the db output of figure 19?s circuit is linear over an 80 db range 2.5 0 e2.5 0.5 1.0 1.5 2.0 e2.0 e1.5 e1.0 e0.5 output error e db 10 v 100 v 10v 1v 100mv 10mv 1mv input signal e v rms figure 22. data from figure 20 presented as the deviation from the ideal output given in equation 4 this ripple can be canceled whenever the x-amp stages are ca scaded by introducing a 3 db offset between the two pairs of control voltages. a simple means to achieve this is shown in figure 23: the voltages at c1hi and c2hi are split by 46.875 mv, or 1.5 db. alternatively, either one of these pins can be individually offset by 3 db and a 1.5 db gain adjustment made at the input attenuator (r1 + r2). 16 15 14 13 12 11 10 9 u1 ad600 c1hi a1cm a1op vpos vneg a2op a2cm c2hi +6v dec e6v dec c2 2 f 1 2 3 4 5 6 7 vinp vneg cavg vlog bfop bfin u2 ad636 nc nc nc e6v dec e46.875mv nc = no connect 10k 10k +6v dec e6v dec 78.7 78.7 3db offset modification +46.875mv figure 23. reducing the gain error ripple the error curve shown in figure 24 demonstrates that over the central portion of the range the output voltage can be maintained very close to the ideal value. the penalty for this modification is the hi gher errors at the extremities of the range. the next two applications show how three amplifier sections can be cascaded to extend the nominal conversion range to 120 db, with the inc lusion of simple lp filters of the type shown in figure 15. very low errors can then be maintained over a 100 db range. 2.5 0 e2.5 0.5 1.0 1.5 2.0 e2.0 e1.5 e1.0 e0.5 output error e db 10 v 100 v 10v 1v 100mv 10mv 1mv input signal e v rms figure 24. using the 3 db offset network, the ripple is reduced 100 db to 120 db rms responding constant bandwidth agc systems with high accuracy db outputs the next two applications double as both agc amplifiers and measurement systems. in both, precise gain offsets are used to a chieve either (1) a very high gain linearity of 0.1 db over the full 100 db range or (2) the optimal signal-to-noise ratio at any gain.
rev. c ad600/ad602 ?16? a 100 db rms/agc system with minimal gain error (parallel gain with offset) fi g ure 25 shows an rms-responding agc circuit that can equally well be used as an accurate measurement system. it acc epts inputs of 10 v to 1 v rms (e100 dbv to 0 dbv) with generous overrange. figure 26 shows the logarithmic output, v log , which is accurately scaled 1 v per decade, that is 50 mv/db, with an intercept (v log = 0) at 3.16 mv rms (e50 dbv). gain offsets of 2 db have been introduced between the amplifiers, provided by the 62.5 mv introduced by r6er9. these offsets cancel a s mall gain ripple which arises in the x-amp from its finite interpo- lat ion error, which has a period of 18 db in the individual vca sections. the gain ripple of all three amplifier sections without this offset (in which case the gain errors simply add) is shown in figure 27; it is still a remarkably low 0.25 db over the 108 db range from 6 v to 1.5 v rms. however, with the gain offsets connected, the gain linearity remains under 0.1 db over the specified 100 db range (figure 28). 5 3 e5 1 v10 v 10v 1v 100mv 10mv 1mv 100 v 4 2 0 1 e1 e3 e2 e4 input signal e v rms logarithmic output e v figure 26. v log plotted vs. v in for figure 25?s circuit showing 120 db agc range c1hi a1cm a1op vpos vneg a2op a2cm c2hi c1lo a1hi a1lo gat1 gat2 a2lo a2hi c2lo +5v dec e5v dec e5v dec nc nc nc nc nc nc c5 22 f +5v dec r11 46.4k r10 3.16k u3c input 1v rms max (sine wave) u3a 1/4 ad713 c2 0.1 f nc = no connect r6 10k r7 127 r8 127 r9 10k +5v e5v c1hi a1cm a1op vpos vneg a2op a2cm c2hi c1lo a1hi a1lo gat1 gat2 a2lo a2hi c2lo c4 2 f c1 0.1 f c3 220pf r4 133k r5 1.58k r2 487 r3 200 r1 133k e2db e62.5mv 0db +2db + 62.5mv c6 4.7 f + 316.2mv r16 6.65k r15 19.6k +5v dec r13 3.01k r12 11.3k r14 301k q1 2n3906 1 2 3 4 5 6 7 14 13 12 11 10 9 8 u4 ad636 vinp vneg cavg vlog bfop bfin vpos comm ldlo v rms fb fb +5v e5v +5v dec e5v dec 0.1 f 0.1 f power supply decoupling network 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 ref a1 a2 + e + e u1 ad600 u3b 1/4 ad713 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 ref a1 a2 + e + e u2 ad600 v out +5v dec e5v dec 1/4 ad713 v log figure 25. rms responding agc circuit with 100 db dynamic range
rev. c ad600/ad602 ?17? 2.0 e2.0 0.5 1.0 1.5 e1.5 e1.0 e0.5 gain error e db e0.1 0.1 0 1 v10 v 10v 1v 100mv 10mv 1mv 100 v input signal e v rms figure 27. gain error for figure 19 without the 2 db offset modification 2.0 e2.0 0.5 1.0 1.5 e1.5 e1.0 e0.5 gain error e db e0.1 0.1 0 1 v10 v 10v 1v 100mv 10mv 1mv 100 v input signal e v rms figure 28. adding the 2 db offsets improves the linearization the maximum gain of this circuit is 120 db. if no filtering were u sed, the noise spectral density of the ad600 (1.4 nv/ hz ) would amount to an input noise of 8.28 v rms in the full band- width (35 mhz). at a gain of one million, the output noise would dominate. consequently, some reduction of bandwidth is mandatory, and in the circuit of figure 25 it is due mostly to a single-pole low-pass filter r5/c3, which provides a e3 db fre quency of 458 khz, which reduces the worst-case output noise (at v agc ) to about 100 mv rms at a gain of 100 db. of course, the bandwidth (and hence output noise) could be easily reduced further, for example, in audio applications, merely by in creasing c3. the value chosen for this application is optimal in minimizing the error in the v log output for small input signals. the ad600 is dc-coupled, but even miniscule offset voltages at the input would overload the output at high gains, so high-pass filtering is also needed. to provide operation at low frequencies, tw o simple zeros at about 12 hz are provided by r1/c1 and r4/c2; op amp sections u3a and u3b (ad713) are used to provide impedance buffering, since the input resistance of the ad600 is only 100 . a further zero at 12 hz is provided by c4 and the 6.7 k input resistance of the ad636 rms converter. the rms value of v log is generated at pin 8 of the ad636; the a veraging time for this process is determined by c5, and the value shown results in less than 1% rms error at 20 hz. the slo wly varying v rms is compared with a fixed reference of 316 mv, derived from the positive supply by r10/r11. any difference between these two voltages is integrated in c6, in conjunction with op amp u3c, the output of which is v log . a fraction of this voltage, determined by r12 and r13, is returned to the gain control inputs of all ad600 sections. an increase in v log l owers the gain, because this voltage is conn ected to the inverting polarity control inputs. now, in this case, the gains of all three vca sections are b eing varied simultaneously, so the scaling is not 32 db/v but 96 db/v, or 10.42 mv/db. the fraction of v log required to set its scaling to 50 mv/db is therefore 10.42/50, or 0.208. the resulting full- sc ale range of v log is nominally 2.5 v. this scaling allows the circuit to operate from 5 v supplies. optionally, the scaling can be altered to 100 mv/db, which would be m ore easily interpreted when v log is displayed on a dvm, by increasing r12 to 25.5 k . the full-scale output of 5 v then requires the use of supply voltages of at least 7.5 v. a simple attenuator of 16.6 1.25 db is formed by r2/r3 and the 100 input resistance of the ad600. this allows the refer- ence level of the decibel output to be precisely set to zero for an i nput of 3.16 mv rms, and thus center the 100 db range between 10 v and 1 v. in many applications r2/r3 may be replaced by a fixed resistor of 590 . for example, in agc applica- ti ons, neither the slope nor the intercept of the logarithmic output is important. a few additional components (r14er16 and q1) improve the accuracy of v log at the top end of the signal range (that is, for s mall gains). the gain starts rolling off when the input to the first amplifier, u1a, reaches 0 db. to compensate for this non- linearity, q1 turns on at v log ~ 1.5 v and increases the feedback to the control inputs of the ad600s, thereby needing a smaller voltage at v log to maintain the input to the ad636 to the set- point of 316 mv rms. a 120 db rms/agc system with optimal s/n ratio (sequential gain) in the last case, all gains were adjusted simultaneously, resulting in an output signal-to-noise ratio (s/n ratio) which is always less th an optimal. the use of sequential gain control results in a major improvement in s/n ratio, with only a slight penalty in the accuracy of v log , and no pen alty in the stabilization accuracy of v agc . the idea is to increase the gain of the earlier stages first (as the signal level decreases) and maintain the hi ghest s/n ratio throughout the amplifier chain. this can be easily achieved with the ad600 because its gain is accurate even when the control input is overdriven. that is, each gain control window of 1.25 v is used fully before moving to the next amplifier to the right. figure 29 s hows the circuit for the sequential c ontrol scheme. r6 to r9 with r16 provide offsets of 42.14 db between the individual amplifiers to ensure smooth transitions between the g ain of each successive x-amp, with the sequence of gain increase being u1a first, then u1b, and lastly u2a. the adjust- ab le attenuator provided by r3 + r17 and the 100 input resistance of u1a as well as the fixed 6 db attenuation provided by r2 and the input resistance of u1b are included both to set v log to read 0 db when v in is 3.16 mv rms and to center the 100 db range between 10 v rms and 1 v rms input. r5 and c3 provide a 3 db noise bandwidth of 30 khz. r12 to r15
rev. c ad600/ad602 ?18? change the scaling from 625 mv/decade at the control inputs to 1 v/decade at the output and at the same time center the dynamic range at 60 db, which occurs if the v g of u1b is equal to zero. these arrangements ensure that the v log will still fit within the 6 v supplies. 5 3 e5 4 2 0 1 e1 e3 e2 e4 logarithmic output e v 1 v10 v 10v 1v 100mv 10mv 1mv 100 v input signal e v rms figure 30. v log is essentially linear over the full 120 db range figure 30 shows v log to be linear over a full 120 db range. figure 31 shows the error ripple due to the individual gain func- t ions which is bounded by 0.2 db (dotted lines) from 6 v to 2 v. the small perturbations at about 200 v and 20 mv, caused by the impracticality of matching the gain functions perfectly, are the only sign that the gains are now sequential. figure 32 is a plot of v agc that remains very close to its set value of 316 mv rms over the full 120 db range. to compare the signal-to-noise ratios in the simultaneous and sequential modes of operation more directly, all inter- stage attenuation was eliminated (r2 and r3 in figure 25, r2 in figure 29), the input of u1a was shorted, r5 was selected to provide a 20 khz bandwidth (r5 = 7.87 k ), and only the gain control was varied, using an external source. the rms value of the noise was then measured at v out and expressed as an s/n ratio relative to 0 dbv, this being almost the maximum output capability of the ad600. results for the simultaneous mode can be seen in figure 33. the s/ n ratio degrades uniformly as the gain is increased. note that since the inverting gain control was used, the gain in this curve and in figure 34 decreases for more positive values of the gain-control voltage. r14 7.32k r15 5.11k +6v dec r13 866 r12 1k c1hi a1cm a1op vpos vneg a2op a2cm c2hi c1lo a1hi a1lo gat1 gat2 a2lo a2hi c2lo +6v dec e6v dec e6v dec nc nc nc nc nc nc c5 22 f +6v dec r11 56.2k r10 3.16k u3c u3a 1/4 ad713 c2 0.1 f nc = no connect r6 3.4k r8 294 +5v c1hi a1cm a1op vpos vneg a2op a2cm c2hi c1lo a1hi a1lo gat1 gat2 a2lo a2hi c2lo c4 2 f c1 0.1 f c3 0.001 f r4 133k r5 5.36k r2 100 r1 133k c6 4.7 f + 316.2mv 1 2 3 4 5 6 7 14 13 12 11 10 9 8 u4 ad636 vinp vneg cavg vlog bfop bfin vpos comm ldlo v rms fb fb +6v e6v +6v dec e6v dec 0.1 f 0.1 f power supply decoupling network u3b 1/4 ad713 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 ref a1 a2 + e + e u2 ad600 v out +5v dec e5v dec 1/4 ad713 v log r7 1k r16 287 r9 1k r17 115 r3 200 0db adjust input 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 ref a1 a2 + e + e u1 ad600 figure 29. 120 db dynamic range rms responding circuit optimized for s/n ratio
rev. c ad600/ad602 ?19? 2.0 e2.0 0.5 1.0 1.5 e1.5 e1.0 e0.5 gain error e db e0.2 0.2 0 1 v10 v 10v 1v 100mv 10mv 1mv 100 v input signal e v rms figure 31. the error ripple due to the individual gain functions 400 300 200 350 250 gain error e mv 1 v10 v 10v 1v 100mv 10mv 1mv 100 v input signal e v rms figure 32. v agc remains close to its setpoint of 316 mv rms over the full 120 db range 90 0 833.2 20 10 e625.0 e833.2 30 40 50 60 70 80 625.0 416.6 208.3 0 e208.3 e416.6 control voltage, v c (10.417mv/db) e mv s/n ratio e db figure 33. s/n ratio vs. control voltage for parallel gain control (figure 25) in cont rast, the s/n ratio for the sequential mode is shown in figure 34. u1a always acts as a fixed noise source; varying its gain has no influence on the output noise. this is a feature of th e x-amp technique. thus, for the first 40 db of control range (actually slightly more, as explained below), when only this vca section has its gain varied, the s/n ratio remains con- stant. during this time, the gains of u1b and u2a are at their minimum value of e1.07 db. control voltage, v c (31.25mv/db) e v 90 0 3.817 20 10 e0.558 e1.183 30 40 50 60 70 80 3.192 2.567 1.942 1.317 0.692 0.067 s/n ratio e db figure 34. s/n ratio vs. control voltage for sequential gain control (figure 29) fo r the next 40 db of control range, the gain of u1a remains fixed at its maximum value of 41.07 db and only the gain of u1b is varied, while that of u2a remains at its minimum value of e1.07 db. in this interval, the fixed output noise of u1a is amplified by the increasing gain of u1b and the s/n ratio pro- gressively decreases. o nce u1b reaches its maximum gain of 41.07 db, its output also becomes a gain independent noise source; this noise is presented to u2a. as the control voltage is further increased, the gains of both u1a and u1b remain fixed at their maximum va lue of 41.07 db, and the s/n ratio continues to decrease. figure 34 clearly shows this, because the maximum s/n ratio of 90 db is extended for the first 40 db of input signal before it starts to roll off. this arrangement of staggered gains can be easily implemented because, when the control inputs of the ad600 are overdriven, the gain limits to its maximum or minimum values without side effects. this eliminates the need for awkward nonlinear shaping circ uits that have previously been used to break up the gain range of multistage agc amplifiers. it is the precise values of the ad600?s maximum and minimum gain (not 0 db and 40 db but e1.07 db and +41.07 db) that explain the rather odd values of the offset values that are used. the optimization of the output s/n ratio is of obvious value in agc systems. however, in applications where these circuits are considered for their wide range logarithmic measurements capa- bilities, the inevitable degradation of the s/n ratio at high gains need not seriously impair their utility. in fact, the bandwidth of the circuit shown in figure 25 was specifically chosen to improve measurement accuracy by altering the shape of the log error curve (figure 31) at low signal levels.
?20? c00538?0?5/02(c) printed in u.s.a. ad600/ad602 rev. c printed in u.s.a. outline dimensions dimensions shown in inches and (mm) 16-lead plastic dip package (n-16) 16 1 8 9 0.87 (22.1) max 0.25 (6.35) 0.31 (7.87) 0.035 (0.89) 0.018 (0.46) 0.18 (4.57) 0.100 (2.54) 0.033 (0.84) 0.125 (3.18) min 0.18 (4.57) max 0.011 (0.28) 7.62 (0.3) dimensions shown in inches and (mm) 16-lead cerdip package (q-16) 16 18 9 0.310 (7.87) 0.220 (5.59) pin 1 0.005 (0.13) min 0.840 (21.34) max 0.080 (2.03) max 15 0 0.320 (8.13) 0.290 (7.37) 0.015 (0.38) 0.008 (0.20) seating plane 0.200 (5.08) max 0.150 (3.81) min 0.200 (5.08) 0.125 (3.18) 0.023 (0.58) 0.014 (0.36) 0.100 (2.54) bsc 0.070 (1.78) 0.030 (0.76) 0.060 (1.52) 0.015 (0.38) dimensions shown in millimeters and (inches) 16-lead soic package (r-16) 10.50 (0.413) 1.27 (0.05) ref 16 9 8 1 10.65 (0.419) 7.60 (0.299) 0.30 (0.012) 0.49 (0.019) 2.65 (0.104) 0.32 (0.013) 0.75 (0.030) 1.07 (0.042) controlling dimensions are in millimeters; inch dimensions (in parentheses) are rounded-off millimeter equivalents for reference only and are not appropriate for use in design revision history location page 5/02edata sheet changed from rev. b to rev. c. changes to speci ficati ons ...................................................................................................... .............................................. 2 renumber t ables and tpcs ....................................................................................................... ........................................... global 8/01edata sheet changed from rev. a to rev. b. changes to accuracy section of ad 600a/ad602a column ............................................................................ ................................ 2 changes to o rdering g uide ...................................................................................................... ...................................................... 3 changes to f igure 3 ............................................................................................................ ........................................................... 8

▲Up To Search▲

Price & Availability of AD600SQ883B

	To Download AD600SQ883B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .